

## High-Speed, Low-Glitch D/CMOS Analog Switches

### DESCRIPTION

The DG611/612/613 feature high-speed low-capacitance lateral DMOS switches. Charge injection has been minimized to optimize performance in fast sample-and-hold applications.

Each switch conducts equally well in both directions when on and blocks up to 16 V<sub>p-p</sub> when off. Capacitances have been minimized to ensure fast switching and low-glitch energy. To achieve such fast and clean switching performance, the DG611/612/613 are built on the Vishay Siliconix proprietary D/CMOS process. This process combines n-channel DMOS switching FETs with low-power CMOS control logic and drivers. An epitaxial layer prevents latchup.

The DG611 and DG612 differ only in that they respond to opposite logic levels. The versatile DG613 has two normally open and two normally closed switches. It can be given various configurations, including four SPST, two SPDT, one DPDT.

For additional information see Applications Note AN207 (FaxBack number 70605).

### FEATURES

- Fast Switching -  $t_{ON}$ : 12 ns
- Low Charge Injection:  $\pm 2$  pC
- Wide Bandwidth: 500 MHz
- 5 V CMOS Logic Compatible
- Low  $r_{DS(on)}$ : 18  $\Omega$
- Low Quiescent Power : 1.2 nW
- Single Supply Operation

### BENEFITS

- Improved Data Throughput
- Minimal Switching Transients
- Improved System Performance
- Easily Interfaced
- Low Insertion Loss
- Minimal Power Consumption


### APPLICATIONS

- Fast Sample-and-Holds
- Synchronous Demodulators
- Pixel-Rate Video Switching
- Disk/Tape Drives
- DAC Deglitching
- Switched Capacitor Filters
- GaAs FET Drivers
- Satellite Receivers



**RoHS\***  
COMPLIANT

### FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION




Four SPST Switches per Package

TRUTH TABLE		
Logic	DG611	DG612
0	ON	OFF
1	OFF	ON

Logic "0"  $\leq 1$  V  
Logic "1"  $\geq 4$  V

\* Pb containing terminations are not RoHS compliant, exemptions may apply

## FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION



Four SPST Switches per Package

TRUTH TABLE		
Logic	SW <sub>1</sub> , SW <sub>4</sub>	SW <sub>2</sub> , SW <sub>3</sub>
0	OFF	ON
1	ON	OFF

Logic "0" ≤ 1 V  
Logic "1" ≥ 4 V

ORDERING INFORMATION		
Temp Range	Package	Part Number
DG611/612		
- 40 to 85 °C	16-Pin Plastic DIP	DG611DJ DG611DJ-E3
		DG612DJ DG612DJ-E3
	16-Pin Narrow SOIC	DG611DY DG611DY-E3 DG611DY-T1 DG611DY-T1-E3
		DG612DY DG612DY-E3 DG612DY-T1 DG612DY-T1-E3
DG613		
- 40 to 85 °C	16-Pin Plastic DIP	DG613DJ DG613DJ-E3
	16-Pin Narrow SOIC	DG613DY DG613DY-E3 DG613DY-T1 DG613DY-T1-E3



<b>ABSOLUTE MAXIMUM RATINGS</b>			
Parameter		Limit	Unit
V+ to V-		- 0.3 to 21	V
V+ to GND		- 0.3 to 21	
V- to GND		- 19 to 0.3	
V <sub>L</sub> to GND		- 1 to (V+) + 1 or 20 mA, whichever occurs first	
V <sub>IN</sub> <sup>a</sup>		(V-) - 1 to (V+) + 1 or 20 mA, whichever occurs first	
V <sub>S</sub> , V <sub>D</sub> <sup>a</sup>		(V-) - 0.3 to (V+) + 16 or 20 mA, whichever occurs first	
Continuous Current (Any Terminal)		± 30	mA
Current, S or D (Pulsed at 1 µs, 10 % Duty Cycle)		± 100	
Storage Temperature	CerDIP	- 65 to 150	°C
	Plastic	- 65 to 125	
Power Dissipation (Package) <sup>b</sup>	16-Pin Plastic DIP <sup>c</sup>	470	mW
	16-Pin Narrow SOIC <sup>d</sup>	600	
	16-Pin CerDIP <sup>e</sup>	900	
	20-Pin LCC <sup>e</sup>	900	

Notes:

a. Signals on S<sub>x</sub>, D<sub>x</sub>, or IN<sub>x</sub> exceeding V+ or V- will be clamped by internal diodes. Limit forward diode current to maximum current ratings.

b. All leads welded or soldered to PC Board.

c. Derate 6 mW/°C above 75 °C.

d. Derate 7.6 mW/°C above 75 °C.

e. Derate 12 mW/°C above 75 °C.

<b>RECOMMENDED OPERATING RANGE</b>		
Parameter	Limit	Unit
V+	5 to 21	V
V-	- 10 to 0	
V <sub>L</sub>	4 to V+	
V <sub>IN</sub>	0 to V <sub>L</sub>	
V <sub>ANALOG</sub>	V- to (V+) - 5	

SPECIFICATIONS <sup>a</sup>									
Parameter	Symbol	Test Conditions Unless Otherwise Specified V <sub>+</sub> = 15 V, V <sub>-</sub> = - 3 V V <sub>L</sub> = 5 V, V <sub>IN</sub> = 4 V, 1 V <sup>f</sup>	Temp <sup>b</sup>	Typ <sup>c</sup>	A Suffix - 55 to 125 °C		D Suffix - 40 to 85 °C		Unit
					Min <sup>d</sup>	Max <sup>d</sup>	Min <sup>d</sup>	Max <sup>d</sup>	
Analog Switch									
Analog Signal Range <sup>e</sup>	V <sub>ANALOG</sub>	V <sub>-</sub> = - 5 V, V <sub>+</sub> = 12 V	Full		- 5	7	- 5	7	V
Switch On-Resistance	r <sub>DS(on)</sub>	I <sub>S</sub> = - 1 mA, V <sub>D</sub> = 0 V	Room Full	18		45 60		45 60	Ω
Resistance Match Bet Ch.	Δr <sub>DS(on)</sub>		Room	2					
Source Off Leakage	I <sub>S(off)</sub>	V <sub>S</sub> = 0 V, V <sub>D</sub> = 10 V	Room Hot	± 0.001	- 0.25 - 20	0.25 20	- 0.25 - 20	0.25 20	nA
Drain Off Leakage Current	I <sub>D(off)</sub>	V <sub>S</sub> = 10 V, V <sub>D</sub> = 0 V	Room Hot	± 0.001	- 0.25 - 20	0.25 20	- 0.25 - 20	0.25 20	
Switch On Leakage Current	I <sub>D(on)</sub>	V <sub>S</sub> = V <sub>D</sub> = 0 V	Room Hot	± 0.001	- 0.4 - 40	0.4 40	- 0.4 - 40	0.4 40	
Digital Control									
Input Voltage High	V <sub>IH</sub>		Full		4		4		V
Input Voltage Low	V <sub>IL</sub>		Full			1		1	
Input Current	I <sub>IN</sub>		Room Hot	0.005	- 1 - 20	1 20	- 1 - 20	1 20	μA
Input Capacitance	C <sub>IN</sub>		Room	5					pF
Dynamic Characteristics									
Off State Input Capacitance	C <sub>S(off)</sub>	V <sub>S</sub> = 0 V	Room	3					pF
Off State Output Capacitance	C <sub>D(off)</sub>	V <sub>D</sub> = 0 V	Room	2					
On State Input Capacitance	C <sub>S(on)</sub>	V <sub>S</sub> = V <sub>D</sub> = 0 V	Room	10					
Bandwidth	BW	R <sub>L</sub> = 50 Ω	Room	500					MHz
Turn-On Time <sup>e</sup>	t <sub>ON</sub>	R <sub>L</sub> = 300 Ω, C <sub>L</sub> = 3 pF V <sub>S</sub> = ± 2 V, See Test Circuit, Figure 2	Room	12		25		25	ns
Turn-Off Time <sup>e</sup>	t <sub>OFF</sub>		Room	8		20		20	
Turn-On Time	t <sub>ON</sub>	R <sub>L</sub> = 300 Ω, C <sub>L</sub> = 75 pF V <sub>S</sub> = ± 2 V, See Test Circuit, Figure 2	Room Full	19		35 50		35 50	
Turn-Off Time	t <sub>OFF</sub>		Room Full	16		25 35		25 35	
Charge Injection <sup>e</sup>	Q	C <sub>L</sub> = 1 nF, V <sub>S</sub> = 0 V	Room	4					pC
Ch. Injection Change <sup>e,g</sup>	ΔQ	C <sub>L</sub> = 1 nF,  V <sub>S</sub>   ≤ 3 V	Room	3		4		4	
Off Isolation <sup>e</sup>	OIRR	R <sub>IN</sub> = 50 Ω, R <sub>L</sub> = 50 Ω f = 5 MHz	Room	74					dB
Crosstalk <sup>e</sup>	X <sub>TALK</sub>	R <sub>IN</sub> = 10 Ω, R <sub>L</sub> = 50 Ω f = 5 MHz	Room	87					
Power Supplies									
Positive Supply Current	I <sub>+</sub>	V <sub>IN</sub> = 0 V or 5 V	Room Full	0.005		1 5		1 5	μA
Negative Supply Current	I <sub>-</sub>		Room Full	- 0.005	- 1 - 5		- 1 - 5		
Logic Supply Current	I <sub>L</sub>		Room Full	0.005		1 5		1 5	
Ground Current	I <sub>GND</sub>		Room Full	- 0.005	- 1 - 5		- 1 - 5		



SPECIFICATIONS FOR UNIPOLAR SUPPLIES <sup>a</sup>									
Parameter	Symbol	Test Conditions Unless Otherwise Specified V <sub>+</sub> = 15 V, V <sub>-</sub> = - 3 V V <sub>L</sub> = 5 V, V <sub>IN</sub> = 4 V, 1 V <sup>f</sup>	Temp <sup>b</sup>	Typ <sup>c</sup>	A Suffix - 55 to 125 °C		D Suffix - 40 to 85 °C		Unit
					Min <sup>d</sup>	Max <sup>d</sup>	Min <sup>d</sup>	Max <sup>d</sup>	
Analog Switch									
Analog Signal Range <sup>e</sup>	V <sub>ANALOG</sub>		Full		0	7	0	7	V
Switch On-Resistance	r <sub>DS(on)</sub>	I <sub>S</sub> = - 1 mA, V <sub>D</sub> = 1 V	Room	25		60		60	Ω
Dynamic Characteristics									
Turn-On Time <sup>e</sup>	t <sub>ON</sub>	R <sub>L</sub> = 300 Ω, C <sub>L</sub> = 3 pF V <sub>S</sub> = 2 V, See Test Circuit, Figure 2	Room	15		30		30	ns
Turn-Off Time <sup>e</sup>	t <sub>OFF</sub>		Room	10		25		25	

Notes:







- Refer to PROCESS OPTION FLOWCHART.
- Room = 25 °C, Full = as determined by the operating temperature suffix.
- Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
- The algebraic convention whereby the most negative value is a minimum and the most positive a maximum.
- Guaranteed by design, not subject to production test.
- $V_{IN}$  = input voltage to perform proper function.
- $\Delta Q = |Q|$  at  $V_S = 3\text{ V}$  -  $Q$  at  $V_S = -3\text{ V}$ .

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



## TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted






**TYPICAL CHARACTERISTICS** 25 °C, unless otherwise noted

**SCHEMATIC DIAGRAM (TYPICAL CHANNEL)**


Figure 1.



**TEST CIRCUITS**


Figure 2. Switching Time

## TEST CIRCUITS




Figure 3. Charge Injection




Figure 4. Crosstalk

## APPLICATIONS

### High-Speed Sample-and-Hold

In a fast sample-and-hold application, the analog switch characteristics are critical. A fast switch reduces aperture uncertainty. A low charge injection eliminates offset (step) errors. A low leakage reduces droop errors. The CLC111, a fast input buffer, helps to shorten acquisition and settling times. A low leakage, low dielectric absorption hold capacitor must be used. Polycarbonate, polystyrene and polypropylene are good choices. The JFET output buffer reduces droop due to its low input bias current.

(See Figure 5.)

### Pixel-Rate Switch

Windows, picture-in-picture, title overlays are economically generated using a high-speed analog switch such as the DG613. For this application the two video sources must be sync locked. The glitch-less analog switch eliminates halos. (See Figure 6.)

### GaAs FET Drivers

Figure 7 illustrates a high-speed GaAs FET driver. To turn the GaAs FET on 0 V are applied to its gate via  $S_1$ , whereas to turn it off, -8 V are applied via  $S_2$ . This high-speed, low-power driver is especially suited for applications that require a large number of RF switches, such as phased array radars.






Figure 5. High-Speed Sample-and-Hold





**Figure 6. A Pixel-Rate Switch Creates Title Overlays**



**Figure 7. A High-Speed GaAs FET Driver that Saves Power**

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <http://www.vishay.com/ppg?70057>.



### Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.