# 3.3V Dual Differential LVPECL to LVTTL Translator

The MC100EPT23 is a dual differential LVPECL to LVTTL translator. Because LVPECL (Positive ECL) levels are used, only +3.3 V and ground are required. The small outline 8-lead package and the dual gate design of the EPT23 makes it ideal for applications which require the translation of a clock and a data signal.

The EPT23 is available in only the ECL 100K standard. Since there are no LVPECL outputs or an external  $V_{BB}$  reference, the EPT23 does not require both ECL standard versions. The LVPECL inputs are differential. Therefore, the MC100EPT23 can accept any standard differential LVPECL input referenced from a  $V_{CC}$  of +3.3 V.

- 1.5 ns Typical Propagation Delay
- Maximum Operating Frequency > 275 MHz
- 24 mA LVTTL Outputs
- Operating Range: V<sub>CC</sub> = 3.0 V to 3.6 V with GND = 0 V
- Open Input Default State
- Q Output Will Default LOW with Inputs Open or at GND



# ON Semiconductor™

#### http://onsemi.com





SO-8 D SUFFIX CASE 751





TSSOP-8 DT SUFFIX CASE 948R



A = Assembly Location

L = Wafer Lot


Y = Year

W = Work Week

#### **ORDERING INFORMATION**

Device	Package	Shipping
MC100EPT23D	SO-8	98 Units/Rail
MC100EPT23DR2	SO-8	2500 Tape & Reel
MC100EPT23DT	TSSOP-8	100 Units/Rail
MC100EPT23DTR2	TSSOP-8	2500 Tape & Reel

<sup>\*</sup>For additional information, see Application Note AND8002/D



#### **PIN DESCRIPTION**

PIN	FUNCTION
Q0, Q1	LVTTL Outputs
<u>D0</u> **, <u>D1</u> ** D0**, D1**	Differential LVPECL Inputs
Vcc	Positive Supply
GND	Ground

<sup>\*\*</sup> Pins will default to  $V_{\mbox{CC}}/2$  when left open.

Figure 1. 8-Lead Pinout (Top View) and Logic Diagram

#### **ATTRIBUTES**

Characteri	Value	
Internal Input Pulldown Resistor	75 kΩ	
Internal Input Pullup Resistor		37.5 kΩ
ESD Protection	> 1.2 kV > 150 V > 2 kV	
Moisture Sensitivity, Indefinite Time	Out of Drypack (Note 1)	Level 1
Flammability Rating Oxygen Index	UL-94 code V-0 A 1/8" 28 to 34	
Transistor Count	91 Devices	
Meets or exceeds JEDEC Spec EIA	/JESD78 IC Latchup Test	

<sup>1.</sup> For additional information, see Application Note AND8003/D.

## MAXIMUM RATINGS (Note 2)

Symbol	Parameter	Condition 1	Condition 2	Rating	Units
VCC	Power Supply	GND = 0 V		3.8	V
VI	Input Voltage	GND = 0 V	$V_I \leq V_{CC}$	3.8	٧
l <sub>out</sub>	Output Current	Continuous Surge		50 100	mA mA
TA	Operating Temperature Range			-40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
$\theta$ JA	Thermal Resistance (Junction to Ambient)	0 LFPM 500 LFPM	8 SOIC 8 SOIC	190 130	°C/W
θЈС	Thermal Resistance (Junction to Case)	std bd	8 SOIC	41 to 44	°C/W
$\theta$ JA	Thermal Resistance (Junction to Ambient)	0 LFPM 500 LFPM	8 TSSOP 8 TSSOP	185 140	°C/W °C/W
θЈС	Thermal Resistance (Junction to Case)	std bd	8 TSSOP	41 to 44	°C/W
T <sub>sol</sub>	Wave Solder	<2 to 3 sec @ 248°C		265	°C

Maximum Ratings are those values beyond which device damage may occur.

## PECL DC CHARACTERISTICS $V_{CC} = 3.3 \text{ V}$ , GND = 0 V (Note 3)

		–40°C			25°C			85°C			
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
ICCH	Power Supply Current (Outputs set to HIGH)	10	18	25	10	18	25	10	18	25	mA
ICCL	Power Supply Current (Outputs set to LOW)	15	26	33	15	26	33	15	26	33	mA
VIH	Input HIGH Voltage	2075		2420	2075		2420	2075		2420	mV
VIL	Input LOW Voltage	1355		1675	1355		1675	1355		1675	mV
VIHCMR	Input HIGH Voltage Common Mode Range (Note 4)	2.0		3.3	2.0		3.3	2.0		3.3	V
lΉ	Input HIGH Current			150			150			150	μΑ
IIL	Input LOW Current D	-150		0.5	-150		0.5	-150		0.5	μА

NOTE: Circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500 lfpm is maintained.

# TTL DC CHARACTERISTICS $V_{CC} = 3.3 \text{ V}$ , GND = 0.0 V, $T_A = -40 ^{\circ}\text{C}$ to $85 ^{\circ}\text{C}$

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
VOH	Output HIGH Voltage (Note 5)	$I_{OH} = -3.0 \text{ mA}$	2.4			V
VOL	Output LOW Voltage (Note 5)	I <sub>OL</sub> = 24 mA		·	0.5	V
los	Output Short Circuit Current		-180		-50	mA

NOTE: Circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500lfpm is maintained.

#### AC CHARACTERISTICS $V_{CC} = 3.0 \text{ V}$ to 3.6 V, GND = 0.0 V (Note 6)

			–40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
f <sub>max</sub>	Maximum Frequency (See Figure 2. F <sub>max</sub> /JITTER)	275	350		275	350		275	350		MHz
<sup>t</sup> PLH <sup>,</sup> <sup>t</sup> PHL	Propagation Delay to $C_L = 20 \text{ pF}$ Output Differential (Note 7)	1.2 1.2	1.5 1.5	1.8 1.8	1.2 1.2	1.5 1.5	1.8 1.8	1.3 1.2	1.7 1.5	2.2 1.8	ns
tSK+ + tSK tSKPP	Output-to-Output Skew++ Output-to-Output Skew Part-to-Part Skew (Note 8)			60 25 500			60 25 500			60 25 500	ps
<sup>t</sup> JITTER	Cycle-to-Cycle Jitter (See Figure 2. F <sub>max</sub> /JITTER)		0.2	< 1		0.2	< 1		0.2	< 1	ps
V <sub>PP</sub>	Input Voltage Swing (Differential)	150	800	1200	150	800	1200	150	800	1200	mV
t <sub>r</sub> t <sub>f</sub>	Output Rise/Fall Times $C_L = 20 \text{ pF}$ (0.8V - 2.0V) $Q, Q$	330	600	900	330	600	900	330	650	900	ps

<sup>6.</sup> Measured using a 750 mV source, 50% duty cycle clock source. All loading with 500 ohms to GND, C<sub>L</sub> = 20 pF.
7. Reference (V<sub>CC</sub> = 3.3V ± 5%; GND = 0V)
8. Skews are measured between outputs under identical conditions.

All values vary 1:1 with V<sub>CC</sub>.
 V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, V<sub>IHCMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal.

<sup>5.</sup> All loading with 500 ohms to GND.




Figure 2. F<sub>max</sub>/Jitter




Figure 3. TTL Output Loading Used for Device Evaluation

#### **Resource Reference of Application Notes**

AN1404 – ECLinPS Circuit Performance at Non–Standard VIH Levels

AN1405 – ECL Clock Distribution Techniques

**AN1406** – Designing with PECL (ECL at +5.0 V)

AN1503 - ECLinPS I/O SPICE Modeling Kit

AN1504 – Metastability and the ECLinPS Family

AN1560 – Low Voltage ECLinPS SPICE Modeling Kit

AN1568 – Interfacing Between LVDS and ECL

AN1596 – ECLinPS Lite Translator ELT Family SPICE I/O Model Kit

AN1650 – Using Wire-OR Ties in ECLinPS Designs

AN1672 – The ECL Translator Guide

AND8001 – Odd Number Counters Design


AND8002 – Marking and Date Codes

AND8020 - Termination of ECL Logic Devices

For an updated list of Application Notes, please see our website at http://onsemi.com.

# **PACKAGE DIMENSIONS**

# SO-8 **D SUFFIX** PLASTIC SOIC PACKAGE CASE 751-07




- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.
  3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
  4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
  5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INC	HES	
DIM	MIN	MIN MAX		MAX	
Α	4.80	5.00	0.189	0.197	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.053	0.069	
D	0.33	0.51	0.013	0.020	
G	1.27	7 BSC	0.050 BSC		
Н	0.10	0.25	0.004	0.010	
J	0.19	0.25	0.007	0.010	
K	0.40	1.27	0.016	0.050	
M	0 °	8 °	0 °	8 °	
N	0.25	0.50	0.010	0.020	
S	5.80	6.20	0.228	0.244	

#### **PACKAGE DIMENSIONS**

#### TSSOP-8 **DT SUFFIX** PLASTIC TSSOP PACKAGE CASE 948R-02 **ISSUE A**



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.
  3. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
  4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE. PER SIDE.
  TERMINAL NUMBERS ARE SHOWN FOR
- TERMINAL NOWBERS ARE STOWN FOR REFERENCE ONLY.
   DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	2.90	3.10	0.114	0.122
В	2.90	3.10	0.114	0.122
С	0.80	1.10	0.031	0.043
D	0.05	0.15	0.002	0.006
F	0.40	0.70	0.016	0.028
G	0.65	BSC	0.026	BSC
K	0.25	0.40	0.010	0.016
L	4.90	BSC	0.193 BSC	
M	0°	6 °	0°	6°

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### **PUBLICATION ORDERING INFORMATION**

NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

**Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031

**Phone**: 81–3–5740–2700 **Email**: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.